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Abstract
Bulk Built-In Current Sensors (bbicss) were introduced to detect the anomalous transient currents induced
in the bulk of integrated circuits when hit by ionizing particles. To date, the experimental testing of only one
bbics architecture was reported in the scientific bibliography. It reports an unexpected weakness in its ability
to monitor nmos transistors. Based on experimental measures, we propose an explanation of this weakness
and also the use of triple-well cmos to offset it. Further, we introduce a new bbics architecture well suited
for triple-well that offers high detection sensitivity and low area overhead.
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1. Introduction
Bulk Built-In Current Sensors (bbicss) [1] were
introduced to monitor the currents induced in the
bulk of integrated circuits (ics) by ionizing particle
hits. Such currents may create transient errors into
the circuit’s calculations. bbicss are used to detect
unusual bulk currents and to possibly trig recovery
mechanisms to maintain the circuit’s functionality.
This paper is organized as follows: Section 2 describes
the principles underlying bbicss. It also introduces
the architecture of the only bbics that was, to date,
experimentally tested. Its weaknesses, revealed dur-
ing the testing of the test chip, are discussed. These
weaknesses are explained in section 3, on the basis
of measurements of the bulk currents induced by a
laser into the pn junctions found in cmos circuits.
In section 4, we propose the use of triple-well cmos
to obtain an improved detection capability. A new
bbics design well suited for triple-well cmos is also
introduced. Then, section 5 draws a conclusion.
2. State-of-the-art
ics are known to suffer from Single Event Effects
(sees) caused by ionizing particles in radioactive en-
vironments. In the following subsections we review
the electrical phenomenon underlying sees and the
principles of their detection by using bbics. We also
describe the architecture of the nmos-bbics designed
by Zhang et al. [2] and the weakness revealed during
its experimental testing with a laser [3].
2.1. Single Event Effects and related detection
through bulk-current monitoring
When an ionic particle passes through silicon it
generates electron-hole pairs along its path. These
electrical charges generally recombine without any
significant effect. However, the electron-hole pairs
may be separated by the electric field found in a pn
junction, thus creating a transient current. This phe-
nomenon is generally introduced by studying the in-
verter case, see Fig. 1 as an illustration when the
inverter’s input is low (i.e. in = 0 and out = 1). In
this configuration, the see sensitive part is the drain
of the nmos transistor, which is in OFF state (note
that the pmos drain is the sensitive part when the in-
put is high: the sensitive part location is data depen-
dent). The generated transient current, depicted by
a current source in Fig. 1, flows through the pn junc-
tion existing between the N-type drain of the nmos
and the P-type substrate which is grounded. This
current has two components: one passing through
the pmos transistor (in ON state), another discharg-
ing the output capacitance of the inverter (pictured
in dotted lines). As a result of the latter, the in-
verter’s output undergoes a transient alteration from
1 to 0. This voltage transient, also known as set (or
single event transient), may thus propagate through
the circuit logic creating soft errors. Furthermore,
whether a set is induced directly in a memory ele-
ment, the stored data may be flipped characterizing
the so-called seu (or single event upset, i.e. a soft
error).
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Figure 1: Single event transient mechanism: the inverter case.
A significant property of the transient current in-
duced by an ionic particle is that it flows through
the bulk of the struck sensitive transistor. bbicss
are designed to take advantage of this property: they
monitor these bulk currents, hence they are able to
detect unusual currents and, consequently, the advent
of sees. Fig. 2 depicts the insertion of a bbics be-
tween the bulk (the P-type substrate) of an nmos
transistor and the ground supply. The biasing of
the P-substrate (node NMOS bulk) is provided by the
bbics. Hence, as illustrated, any see induced current
necessarily flows through the bbics. The bbics pur-
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pose is then to raise a warning flag indicating that
the circuit’s function may be affected.
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Figure 2: nmos sensitivity monitoring with an nbbics.
In Fig. 2, the bbics used to monitor nmos tran-
sistors is named a nbbics. There also exists pbbics
dedicated to the monitoring of pmos transistors. Even
if pbbics and nbbics have different architectures they
rely on the same principle, i.e. the monitoring of bulk
currents.
2.2. Zhang et al. bbics architecture
Among various bbics architecture proposals [4,
5], only one [2] was experimentally tested [3]. The
authors designed both nmos- and pmos-bvis to mon-
itor nmos and pmos. For the sake of brevity, we only
report in Fig. 3 the architecture of their nmos-bvis
(Built-In Voltage Sensor according to the authors’ de-
nomination).
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Figure 3: Architecture of the nmos-bivs.
The core part of this nmos-bvis is a memory latch
made of two cross-coupled inverters. In normal oper-
ating conditions, node outn is at low level while node
outn bar is high. Node outn goes high to indicate
the detection of any see induced bulk current. The
bbics connection to the P-substrate of the monitored
transistors (node NMOS bulk in Fig. 2) is used as a
bias contact to Gnd through the ON transistors T2.
When a particle hits a monitored sensitive area, the
induced current (pictured in red) flows through the
related pn junction into the input of the nmos-bivs:
node NMOS bulk in Fig. 3. A part of this current
flows to ground through T2, another part charges
the gate capacitances of transistors T1 and T3. As
a result, node NMOS bulk’s voltage rises, hence T1
and T3 pass from OFF to ON state making the core
latch flip. Node outn goes high indicating an see cur-
rent detection. As the transient current ceases, node
NMOS bulk returns to ground thanks to the always
ON T2 transistor. Transistor Tr is used to reset the
bbics in its initial condition.
A key point in designing a bbics is to obtain a
detection threshold lower than the level of appearance
of sees (the sensitivity threshold).
2.3. Experimental testing of the nmos- and pmos-
bivs
The nmos- and pmos-bvis were tested experi-
mentally, the test was performed on a test chip (cmos
90nm) with a laser source to emulate the effect of an
ionizing particle. The authors report the use of a one
picosecond laser source at a 800nm wavelength [3].
The spot size was 1.6µm and the energy varied over
a few hundreds pJ range. Their test chip embeds
a multiplier as test element which is monitored by
various nmos- and pmos-bivs. The multiplier sensi-
tivity threshold against laser illumination was found
at a laser energy of 82pJ. The detection threshold of
a bbics increases with the number of standard cells
it monitors. To evaluate this effect, different bivs
were connected to 10, 20, 40, 80, or 160 cells bias-
ing contacts. Table 1 reports the obtained detection
thresholds.
Table 1: Detection threshold of the nmos- and pmos-bivs ex-
pressed as the minimal detected laser energy (pJ) given for
various numbers of monitoring contacts (n.d. stands for ’not
detected’) extract from [3].
Detection threshold (pJ)
# of contacts 10 40 80 160
nmos-bivs 110pJ 149pJ n.d. n.d.
pmos-bivs 15pJ 42pJ 75pJ n.d.
pmos-bivs detection threshold was found to be
lower than the multiplier sensitivity threshold (82pJ)
when monitoring up to 80 biasing contacts. How-
ever, even when monitoring only 10 biasing contacts,
the nmos-bivs detection threshold (110pJ) was found
higher than the multiplier sensitivity threshold (82pJ).
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As a conclusion, nmos-bivs were found unable
to detect all see occurrences on experimental basis.
This result was unexpected because its relevance was
previously ascertained on simulation basis [2, 3].
3. Analysis
3.1. Experimental measures
For the purpose of analyzing the weakness of the
nmos-bivs, we performed a set of experiments on
a test chip we designed to measure the currents in-
volved in see generation. These measures were car-
ried out on nmos and pmos transistors both for bulk
and triple-well cmos 90nm technology. We used an
infrared laser source (1064nm) applied through the
test chip backside to induce the transient currents.
Current measurements and biasing of the test ele-
ments were done with probes. Due to measurement
constraints, we used 20µs laser pulses at 1.25W with a
spot size of 5µm. These laser settings are not consis-
tent with the emulation of an ionizing particle strike.
However, we were more interested in comparing the
magnitude of the currents induced in the various pn
junctions of transistors than in precisely emulating
an see.
nmos current: the sensitive part of an nmos tran-
sistor is the Psub-N+ junction of his drain when it is
reverse biased. We measured a 2.5mA current flowing
from the drain (biased at 1.2V) into the P-substrate
biasing contact (grounded) as depicted in Fig. 4. The
other electrodes of the transistor were left floating.
laser
B (gnd)
P−substrate
N+N+P+
G
SD (1.2V)
Figure 4: View of the laser induced current in the Psub-N+
junction of an nmos.
pmos currents: the sensitive part of a pmos tran-
sistor is the P+-Nwell junction of his drain when it is
reverse biased. The laser path to this junction also
crosses the Psubstrate-Nwell junction (it is similar
when hit by an ionizing particle). We performed a
first measure letting unbiased the Psubstrate (see top
part of Fig. 5). We measured a 1.9mA current flow-
ing from the Nwell biasing contact (biased at 1.2V)
into the drain (grounded). Then, we performed a sec-
ond measure with the Psubstrate grounded, which
is the proper biasing in normal operation of a chip
(see bottom part of Fig. 5). We measured only a
200µA current flowing through the P+-Nwell junction
whereas we measured a 8mA current flowing through
the Psubstrate-Nwell junction.
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Figure 5: View of the laser induced currents in the P+-Nwell
and Psub-Nwell junctions of a pmos: P-substrate unbiased
(top), P-substrate grounded (bottom).
3.2. nmos-bvis weakness analysis
Current measurements on a pmos showed that
the induced current had two components: one of 8mA
flowing through the Psubstrate-Nwell junction, one of
200µA flowing through the P+-Nwell junction. set
are induced by the second one, while the first one may
be monitored by a pmos-bbics. This explains why
the pmos-bvis had a detection threshold lower than
the multiplier sensitivity threshold: there is more
than an order of magnitude between the two related
current components.
This is different for a nmos: there is only one
current component flowing both through its sensitive
drain and through its bulk biasing contact. More-
over, if an nmos-bvis is connected to this contact it
will not collect the whole current because there are
other current return paths to the ground on-chip (for
the pmos case the only current path is through the
Nwell biasing contact). As a result, the weakness of
the nmos-bivs has two causes: (a) it collects an see
induced current lower than that collected by a pmos-
bivs, and (b) the current it collects is lower than the
current generating the see.
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4. Improving BBICS efficiency
4.1. Use of triple-well cmos
Modern cmos technologies generally offer a triple-
well option. It consists in embedding the nmos tran-
sistors into P-type well (or Pwell) isolated from the
Psubstrate. The Pwell containment is made laterally
with Nwell implants and with a deep Nwell implant
underneath. The deep Nwell and Nwell are electri-
cally connected, both normally biased at 1.2V.
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Figure 6: View of the laser induced currents in the Pwell-N+
and Pwell-Nwell junctions of a triple-well nmos: deep Nwell
unbiased (top), deep Nwell biased at 1.2V (bottom).
Our assumption was that an nmos in an isolated
Pwell will have a similar behavior regarding the see
currents as a pmos. For validation purposes, we per-
formed the same measurements on a triple-well nmos
as those done on bulk cmos transistors (with the
same laser settings as reported in 3.1). First we let
the deep Nwell unbiased, second we biased it at 1.2V
(see respectively the top and bottom parts of Fig. 6).
With a floating deep Nwell, a 2.3mA current flowed
through the nmos drain Pwell-N+ junction. With the
deep Nwell biased at 1.2V, the nmos drain junction
current diminished to 200µA, whereas a 6mA cur-
rent flowed through the Pwell-deep Nwell junction.
These figures are similar to those of the pmos. Us-
ing triple-well cmos creates more than an order of
magnitude difference between the lower current con-
tributing to see generation and the higher current po-
tentially monitored by a bbics. On basis of these ex-
periments we recommend the use of triple-well cmos
to obtain an optimal use of bbics.
4.2. Single bbics architecture
Description: we also developed a new bbics archi-
tecture well suited for the monitoring of triple-well
cmos logic: the ’single bbics’ pictured in Fig. 7.
It is designed to monitor simultaneously nmos and
pmos (which are respectively enclosed in Pwells and
Nwells): its NMOS bulk and PMOS bulk inputs are
respectively connected to the Pwell and Nwell bias-
ing contacts.
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Figure 7: Architecture of the single bbics.
The core part of the single bbics is a latch made
of two cross-coupled inverters. In monitoring state,
node out is at low level while node outb is high. Node
out goes high to indicate the detection of any see
induced bulk current. The bbics connection to the
Pwell (resp. Nwell) of the monitored nmos (resp.
pmos) (node NMOS bulk, resp. node PMOS bulk) is
used as a bias contact to Gnd (resp. to Vdd) through
the ON transistor Mn4 (resp. Mp4). When a particle
hits a monitored sensitive area, the induced current
(pictured in red) flows through the related pn junc-
tion into (resp. from) the corresponding input of the
single bbics. A part of this current charges (resp. dis-
charges) the gate capacitance of transistor Mn3 (resp.
Mp3): node NMOS bulk’s (resp. PMOS bulk’s) volt-
age rises (resp. decreases), hence Mn3 (resp. Mp3)
passes from OFF to ON state, making the core latch
flip. Node out goes high indicating an see detection.
Transistors Mn reset and Mp reset are used to reset
the bbics in its monitoring state. Transistors Mn t
and Mp t are used to ease the flipping of the core
latch from the monitoring state to the alarm state.
This flipping ability was also reinforced by using low
and high voltage threshold transistors (denoted LVT
and HVT in Fig. 7), as explained in [6].
This architecture brings together the nmos and
pmos monitoring ability of nmos-bvis and pmos-
bivs. Hence the area overhead is reduced from 16
transistors (8 + 8) to 14 transistors.
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Validation on the basis of simulation: a test chip
designed in a cmos 65 nm process that embeds single
bbicss and various test structures is expected by the
2nd quarter of this year. We report in the follow-
ing an evaluation, on the basis of simulation, of its
very good efficiency to detect the advent of sees in
triple-well cmos. The electrical simulation results we
report were conducted after parasitic resistances and
capacitances extraction with a standard CAD tool
(substrate resistances were not considered). For the
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Figure 8: set generation and propagation − 80 inverters chain,
104µA transient current magnitude (nmos).
purpose of comparison, we first defined the see sen-
sitivity threshold of the cmos 65 nm process we used.
We expressed it as the magnitude (in µA) of the see
induced transient current pulse sufficient to give rise
to the propagation of an set along a chain of in-
verters. To obtain the lowest value of this sensitivity
threshold, we used the smallest inverters among the
standard cells. Note that the sensitivity threshold
grows with the number of inverters. Fig. 8 reports
the appearance of a set caused by a transient cur-
rent which magnitude is 104µA. The timings (∼ 50 ps
and ∼ 150 ps rise and fall times, respectively) of the
transient current we used in simulations are those re-
ported in [7]. The transient current was simulated
between the nmos’ drain of the 2nd inverter (node
inv2) and the ground as illustrated in fig. 1. It prop-
agated through the third and fourth inverters (nodes
inv3 and inv4) and the following ones to the out-
put node inv80. Sensitivity thresholds obtained from
simulation for transient current induced in nmos or
pmos transistors and for various length of inverters
chains are reported in table 2.
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Figure 9: Single bbics’ alarm flag trigerring − 80 inverters
chain, 82µA transient current magnitude (nmos).
The next step was to obtain the detection thresh-
old (i.e. the transient current magnitude sufficient
to trigger an alarm) of the single bbics when con-
nected to the same chain of 80 inverters. The tran-
sient current magnitude was progressively decreased
(the pulse timings were left unchanged) until reach-
ing the least magnitude sufficient to trigger the alarm:
82µA. Fig. 9 reports the signals of interest: the tran-
sient current, the voltage of nodes NMOS bulk and
PMOS bulk, the flag signal, the outputs of the 2nd
and 80th inverters. In response to the transient cur-
rent, the flag went to high level indicating the advent
of an see induced transient current. This current was
too weak to induce an set.
We ran simulations for both bulk and triple-well
cmos. The obtained results are given in table 2 (tran-
sient currents for both nmos and pmos sets were
simulated at the nmos or pmos drain of the 2nd in-
verter of the chain). Regarding bulk cmos, as sug-
gested in section 3, for a chain of inverters length
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above 120 inverters the sensitivity threshold for nmos
is lower than the detection threshold (underlined in
bold in table 2): a set may be induced without being
detected. Whereas, the sensitivity threshold for pmos
remains higher than the detection threshold (we did
not conducted simulations over 200 inverters): any
set would be detected.
Table 2: set thresholds and single bbics detection thresholds
for bulk and triple-well cmos as a function of the inverters
chain length − set nmos/pmos gives the sensitivity threshold
(in µA) for a nmos/pmos transient current, bbics detection
gives the corresponding detection threshold (in µA) of the sin-
gle bbics.
set and detection thresholds (µA), cmos-bulk
# of inverters 40 80 120 150 200
set nmos 102 104 104 104 104
bbics detection 56 82 107 125 155
set pmos 126 131 134 135 137
bbics detection 45 67 90 107 134
set and detection thresholds (µA), triple-well
# of inverters 40 80 120 150 200
set nmos 94 95 98 99 100
bbics detection 75 112 147 173 212
set pmos 118 125 127 127 130
bbics detection 84 125 163 191 237
Regarding triple-well cmos, the results of table 2
should be considered with care to avoid minimizing
its efficiency. Indeed, as illustrated respectively in the
bottom parts of Fig. 5 and 6, the see induced cur-
rents flowing through the drain of the struck transis-
tor is smaller than the total current flowing through
the biasing contact of the transistor’s well. Hence,
the detection threshold is expressed as the transient
current flowing through a Pwell or Nwell biasing con-
tact, and the set sensitivity threshold is expressed
as the transient current flowing through the nmos or
pmos drain. As a result, considering the nmos set
sensitivity threshold for a 200 inverters long chain,
the related 100µA current will only be a part of a
much bigger current flowing through the nmos’ bi-
asing contact into node NMOS bulk: the latter will
outpace the 212µA detection threshold.
Thus, the use of triple-well cmos appears to solve
the weakness of nmos-bivs [3] in detecting sees. More-
over, given the area of the single bbics (22.6µm2)
and that of a sub-chain of 10 inverters in triple-well
(21.15µm2, 19.8µm2 for bulk cmos), the area over-
head for a 200 inverters chain is 5.4%.
5. Conclusion
Based on experiments, we explained the unex-
pected weakness of bbics in monitoring see induced
in nmos transistors for bulk cmos processes. Con-
sequently, we suggest using triple-well cmos to offset
this weakness. Indeed, the enclosure of nmos into
isolated Pwells allowed bbics to monitor an induced
current that is an order of magnitude greater than
the current contributing to the occurrence of an see.
Moreover, the whole current will pass through the
monitoring bbics because there is no other return
path to Gnd or Vdd. By using triple-well, the effi-
ciency of nmos-bbics will be similar to that of pmos-
bbics. Moreover, we introduced a new single bbics
architecture that brings together the nmos and pmos
monitoring ability. It is well adapted to triple-well
cmos and reduces the area overhead.
References
[1] E. Neto, I. Ribeiro, M. Vieira, G. Wirth, F. Kastensmidt,
Using bulk built-in current sensors to detect soft errors,
Micro, IEEE 26 (5) (2006) 10–18.
[2] Z. Zhang, T. Wang, L. Chen, J. Yang, A new bulk built-in
current sensing circuit for single-event transient detection,
in: CCECE 2010, 2010, pp. 1–4.
[3] Z. Zhang, Y. Ren, L. Chen, N. Gaspard, A. Witulski,
T. Holman, B. Bhuva, S.-J. Wen, R. Sammynaiken, A bulk
built-in voltage sensor to detect physical location of single-
event transients, Journal of Electronic Testing 29 (2) (2013)
249–253.
[4] E. Neto, F. Kastensmidt, G. Wirth, Tbulk-bics: A built-in
current sensor robust to process and temperature variations
for soft error detection, Nuclear Science, IEEE Transactions
on 55 (4) (2008) 2281–2288.
[5] A. Simionovski, G. Wirth, Simulation evaluation of an im-
plemented set of complementary bulk built-in current sen-
sors with dynamic storage cell, IEEE Trans. Device and
Materials Reliability 14 (1) (2013) 255–261.
[6] J.-M. Dutertre, R. Possamai Bastos, O. Potin, M. Flottes,
B. Rouzeyre, G. Di Natale, Sensitivity tuning of a bulk
built-in current sensor for optimal transient-fault detection,
Microelectronics Reliability 53 (9) (2013) 1320–1324.
[7] G. Hubert, L. Artola, Single-event transient modeling in a
65-nm bulk cmos technology based on multi-physical ap-
proach and electrical simulations, Nuclear Science, IEEE
Transactions on 60 (6) (2013) 4421–4429.
7
